

THERMAL STUDY OF THE DC BEHAVIOR IN $\text{SiO}_2/\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/$ GAN MOS-HEMT

HAMIDA DJELTI

STIC Laboratory, Department of Telecommunication, University Abou Bekr Belkaid of Tlemcen,
Chetouane, Tlemcen, Algeria

ABSTRACT

In this work, we investigate the temperature-dependent DC behavior of an $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/\text{GaN}$ Metal-Oxide-Semiconductor High Electron Mobility Transistors (MOS-HEMTs) using SiO_2 as gate oxide. A two dimensional numerical simulations is performed to describe thermal effect on the MOS-HEMT and the significant physics in the characteristics for $\text{SiO}_2/\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/\text{GaN}$ MOS-HEMT with gate length and source to drain spacing of $2\ \mu\text{m}$ and $6\ \mu\text{m}$ respectively. The corresponding drain current density with thermal effect in the $2\ \mu\text{m}$ gate length MOS-HEMT is $390\ \text{mA/mm}$ at the gate bias of $1.0\ \text{V}$. The thermal numerical model is also used to determine the distribution of the temperature with the drain-source and gate-source voltage. For $V_{gs} = 0\ \text{V}$, a large global device temperature is observed when V_{ds} is greater than $1\ \text{V}$. Furthermore, temperature and negative differential resistance are reduced during high-temperature operation.

KEYWORDS: $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/\text{GaN}$, MOS-HEMT, SiO_2 , Thermal, Temperature, Finite element

Received: Dec 24, 2015; **Accepted:** Feb 09, 2016; **Published:** Feb 13, 2016; **Paper Id.:** IJSSTFEB20162

INTRODUCTION

High Electron Mobility Transistors (HEMTs) based on gallium nitride (GaN) is great candidate in the field of high-power, high frequencies and high temperature applications than other III-V HEMT due to their important parameters such as very high breakdown voltages and high sheet carrier densities [1, 2]. Unfortunately, the performance and reliability of the HEMT based on GaN is limited by high gate leakage current due to the surface de-fects and finite barrier height [3, 4, 5]. In order to improve reverse blocking characteristics, many significant research groups attempted to suppress the gate leakage by using the metal-oxide-semiconductor field-effect transistor (MOSFET) approaches using SiO_2 [6,7], Si_3N_4 [8,9], Al_2O_3 [10, 11] and other oxides. Further improvement of III-nitride MOS-HEMT performance results from high-quality insulating materials/ AlGaIn interface. Furthermore, since the dielectric constant of Al_2O_3 is greater than twice that of SiO_2 for a given gate voltage a MOS-HEMT made with a high-k gate will result in a larger inversion charge. Generally, the MOS-HEMT offer low gate leakage currents for a larger voltage swing and better device reliability. Adivarahan reported a MOS-HEMT with an output power density of $18.6\ \text{W/mm}$ and a PAE of 49.5% at a drain bias of $55\ \text{V}$ at $2\ \text{GHz}$ [12].

Also, the performance of the transistor MOS-HEMT is influenced by the temperature and consequently by the self-heating effect. This effect occurs usually when the transistor operates at high drain-source voltage There are a few work reported in the literature on the thermal effect on the characteristics of the MOS-HEMT, for example, the self-heating of GaN-based metal-oxide-semiconductor high-electron-mobility transistors including hot

electron and quantum effects is simulated by [13], the temperature-dependent characteristics of AlGaIn/GaN MOS-HEMT by using hydrogen peroxide oxidation technique is investigated by [14] and the thermal stability of AlGaIn/GaN MOS-HEMTs using Gd₂O₃ as gate dielectric is studied by [15].

The purpose of this work is to investigate the heat conduction effect on the DC characteristics of 2 μm SiO₂/AlGaIn/GaN MOS-HEMT transistor. The device structure was analysed and simulated using the software package ATLAS, from Silvaco [16]. We developed an electro-thermal model by coupling the drift diffusion carrier transport model and the heat conduction equation. Different electronic properties such as the mobility of carriers, the velocity and the thermal conductivity of the SiO₂/Al_{0.26}Ga_{0.74}N/GaN HEMT were introduced in our numerical model.

Temperature Dependent Parameters of SiO₂/Al_{0.3}Ga_{0.7}N/GaN Mos-Hemt

In SiO₂/Al_{0.3}Ga_{0.7}N/GaN MOS-HEMT transistor there are different factors dependent temperature such as the energy band gap, the electron mobility, the saturation velocity and the thermal conductivity.

For GaN, the band gap energy is calculated using [17]:

$$E_g = 3.507 - \frac{0.909 \cdot 10^{-3} \cdot T^2}{T + 830.0} \quad (1)$$

For Al_xGa_{1-x}N the dependence on composition fraction, x, with the band gap energy, is described by:

$$E_g = E_g(\text{AlN})x + E_g(\text{GaN})(1-x) - 1.3(1-x) \quad (2)$$

The electron mobility is calculated by (3) in both the AlGaIn and GaN [18]:

$$\mu(E) = \mu_a(T_L) \left[\frac{1}{1 + \left(\frac{\mu_a E}{v_{sat}} \right)^\beta} \right]^{1/\beta} \quad (3)$$

Where $\mu_0(T_L)$ is the mobility at low electric field and the quoted β is often equal to 2.

The temperature variation of saturation velocity is expressed by:

$$v_{sat}(T) = \frac{\alpha}{1 + \theta \exp\left(\frac{T_L}{600}\right)} \quad (4)$$

The values of α and θ are respectively 4.6 10^7 cm/s and 0.8 [19].

The variation of the thermal conductivity with temperature in both GaN and AlGaIn is calculated by the following equation [16]:

$$K(T) = k(300) \left(\frac{T_L}{300} \right)^\alpha \quad (5)$$

For GaN, $k(300) = 1.30$ W/cm K and $\alpha = -0.28$ [17]. For Al_{0.3}Ga_{0.7}N, $k(300) = 0.13$ W/cm K.

For SiO₂, the thermal conductivity is almost 0.014 W/cm K

The details of the MOS-HEMT structure and DC performance with thermal effect will be explained in the following section.

MOS-HEMT SIMULATED RESULT AND DISCUSSIONS

Figure 1 shows the schematic cross section of the $\text{SiO}_2/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ MOS-HEMT structure from Atlas, this simulator has been widely used by researchers in universities and also in industry. the gate length of simulated MOS-HEMT is $2\text{ }\mu\text{m}$, this structure consists of sapphire substrate, an GaN buffer layer with a thickness of $2.23\text{ }\mu\text{m}$, an undoped GaN channel layer with a thickness of 50 nm , and an undoped 25 nm AlGaIn barrier layer with an Al composition of 0.26 . An electron sheet density of $4.3 \cdot 10^{12}\text{ cm}^{-2}$ was specified. The gate-source and the gate-drain spacing are $2\text{ }\mu\text{m}$.




Figure 1: Cross Section Simulated $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ MOS-HEMT [5]

Figure 2a and 2b depicts respectively our simulated thermal and isothermal output I_{ds} - V_{ds} characteristics of an MOS-HEMT with a gate length and width respectively of $2\text{ }\mu\text{m}$ and $100\text{ }\mu\text{m}$ at lattice temperature, the gate voltage varies from 1 to -3 V with steps of -1 V .

As seen in Figures 2a and 2b, with thermal effect, the drain current decreases, which increases the device lattice temperature and consequently reduces physical parameters such as mobility and carrier saturation velocity. We note also that the negative differential conductance suppressed for this structure. At room temperature, the device exhibited a saturated drain current (I_{ds}) respectively of 390 mA/mm and 425 mA/mm with thermal and isothermal calibration. For same bias condition of V_{ds} ($V_{ds} = 10\text{ V}$), there is almost 8.23 percent degradation of current due to heat conduction effects for $V_{gs} = 1\text{ V}$ and almost 50 percent for $V_{gs} = 0\text{ V}$. In general, we have achieved a very good agreement between isothermal simulation and measurement I_{ds} - V_{ds} characteristics of [5].




Figure 2: MOS-HEMT I_{ds} - V_{ds} Characteristics.

The simulated thermal transfer characteristics of the $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/\text{GaN}$ MOS-HEMT at lattice temperature in the linear region (solid line) and in the saturation region (symbol line) are plotted in Figure 3, the drain-source voltage is fixed to 5 and 1 V. From Figure 3, the threshold voltage is of a -3 V at room temperature for the saturation region. The threshold voltage of the MOS-HEMTs shifted to more negative values relative to the HEMTs because of the longer gate-to-channel separation with additional SiO_2 under the gate contact.

In order to investigate the distribution of the temperature in the MOS-HEMT and conventional HEMT, Figure 4a and Figure 4b depicts the variations of the global devices temperature for the thermal model with the applied drain bias as a function of the gate bias ($V_{gs} = 0$ and -2 V). As shown in Figure 4a and Figure 4b, we note that at low drain voltages the global device temperature is close to the lattice temperature. Indeed, a large temperature device is observed when the drain voltage is greater than 1 V and 3 V for $V_{gs} = 0$ V and -2 V respectively due to the existence of a high electric field in the gate-to-drain region.





Figure 3: MOS-HEMT Thermal Transfer Characteristics at $T = 300$ K, $V_{ds} = 1$ and 5 V

Figure 5a and Figure 5b show the temperature contour from thermal simulations of MOS-HEMT at biases points of gate voltage of 0 V and -2 V and the drain voltage of 10 V. As seen in Figure 5a and Figure 5b the obtained peak temperature in the hot spot is almost 360 K and 313 K for $V_{gs} = 0$ V and $V_{gs} = -2$ V respectively. Indeed, the existence and the spread of the hot spot region centered at the drain end of the barrier with increasing of gate voltage.



a. MOS-HEMT Transistor

b HEMT Transistor [20]

Figure 4: Global Device Temperature for $V_{gs} = 0$ V and -2 V




Figure 5: Two-Dimensional $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}/\text{GaN}$ MOS-HEMT Temperature Distribution for

CONCLUSIONS

In this paper, the thermal behavior of the $2 \mu\text{m}$ gate length GaN MOS-HEMTs with an SiO_2 gate oxide grown on sapphire substrate is analysed and discussed under steady-state study. The degradations of the DC behavior and consequently the performances of the device have been observed due to the heat conduction effect. We note in particular that the gate and the drain voltage influence the device temperature distribution and especially the hot spot of the device. Also, for the same gate and drain polarisation ($V_{ds} = 10 \text{ V}$, $V_{gs} = 0 \text{ V}$), the hot spot in MOS-HEMT is smaller than that conventional HEMT, these characteristics imply the huge potential of the $\text{SiO}_2/\text{AlGaIn}/\text{GaN}$ MOS-HEMT for high temperature applications.

REFERENCES

1. S. J. Pearton, "GaN: Processing, defects, and devices" *J. Appl. Phys.*, vol. 86, pp. 1-78, 1999.
2. Y.-F. Wu, et. al, "Very high breakdown voltage and large transconductance realized on GaN heterojunction field effect transistors", *Appl. Phys. Lett.*, Vol. 69, pp. 1438-1440, 1996.
3. K. K. Chu, P. C. Chao, M. T. Pizzella, R. Actis, D. E. Meharry, K. B. Nichols, R. P. Vaudo, X. Xu, J. S. Flynn, J. Dion, and G. R. Brandes, "9.4 W/mm power density AlGaIn-GaN HEMTs on free-standing GaN substrates," *IEEE Electron Device Lett.*, vol. 25, no. 9, pp. 596-598, Sep. 2004.
4. V. Adivarahan, J. Yang, A. Koudymov, G. Simin, and M. Asif Khan, "Stable CW operation of field-plated GaN-AlGaIn MOSHFETs at 19 W/mm", *IEEE Electron Device Lett.*, vol. 26, no. 8, pp. 535-537, Aug. 2005.
5. Liang Pang, Ogyun Seok, and Kyekyoon (Kevin) Kim, "AlGaIn/GaN MOS-HEMTs using RF Magnetron Sputtered SiO_2 Gate Insulator and Post-Annealing Treatment", *CS MANTECH Conference*, May 19th - 22nd, Colorado, USA, 2014.
6. M. Asif Khan, X. Hu, G. Sumin, A. Lunev, J. Yang, R. Gaska, and M. S. Shur, "AlGaIn/GaN Metal Oxide Semiconductor Heterostructure Field Effect Transistor," *IEEE Electron Device Lett.*, vol. 21, no. 2, pp. 63-65, Feb. 2000.
7. G. Simin, A. Koudymov, H. Fatima, J. Zhang, J. Yang, M. A. Khan, X. Hu, A. Tarakji, R. Gaska and M. S. Shur, "SiO₂/AlGaIn/GaN MOSDHFTs", *IEEE Electron Device Lett.*, vol. 23, no 8, pp. 458-460, 2002.
8. G. Simin, X. Hu, N. Ilinskaya, J. Zhang, A. Tarakji, A. Kumar, J. Yang, M. A. Khan, R. Gaska and M. S. Shur, "Large periphery high-power AlGaIn/GaN metal-oxide-semiconductor heterostructure field effect transistors on SiC with oxide-bridging", *IEEE Electron Device Lett.*, vol. 22, no. 2, pp. 53-55, 2001.

9. X. Hu et al., "Si.sub.3N.sub.4 /AlGaIn/GaN-metal-insulator-semiconductor heterostructure field-effect transistors," *Appl. Phys. Lett.*, vol. 79, No. 17, pp. 2832-2834, Oct. 2001.
10. P. D. Ye, et al., "GaN MOS-HEMT using atomic layer deposition Al_2O_3 as gate dielectric and surface passivation", *International Journal of High Speed Electronics and System*, vol. 14, no. 3, pp. 791-796, 2004.
11. M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada, A. Yamada, and N. Hara, "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High-k Gate Dielectrics," *IEEE Electron Devices Letters*, vol. 31, no. 3, March 2010.
12. V. Adivarahan, J. Yang, A. Koudymov, G. Simin, and M. Asif Khan, "Stable CW operation of field-plated GaN-AlGaIn MOSFETs at 19 W/mm," *IEEE Electron Device Lett.*, vol. 26, no. 8, pp. 535–537, Aug. 2005.
13. W. D. Hu, X. S. Chen, Z. J. Quan, C. S. Xia, and W. Lub, "Self-heating simulation of GaN-based metal-oxide-semiconductor high-electron-mobility transistors including hot electron and quantum effects", *Journal of applied physics*, Vol. 100, pp. 074501-1-074501-9, 2006.
14. Han-Yin Liu, et al., "Investigation of Temperature-Dependent Characteristics of AlGaIn/GaN MOS-HEMT by Using Hydrogen Peroxide Oxidation Technique", *IEEE Transactions on Electron Devices* Vol. 61, Issue: 8, pp. 2760 – 2766, 2014.
15. Gao, Z., et al., "Thermal stability study of AlGaIn/GaN MOS-HEMTs using Gd_2O_3 as gate dielectric", *10th Spanish Conference on Electron Devices (CDE)*, Madrid, February 2015, doi:10.1109/CDE.2015.7087508
16. Atlas user's manual device simulation software, 2010.
17. J. Piprek, "Semiconductor Optoelectronic Devices: Introduction to Physics and Simulation", UCSB: Elsevier Science, USA, Academic Press, 2003.
18. Caughey, D.M., and R.E. Thomas, "Carrier mobilities in silicon empirically related to doping and field", *Proc. IEEE*, vol. 55, pp. 2192-2193, 1967.
19. A. Mahajan, M. Arafat, P. Fay, C. Caneau, and I. Aesida, "Enhancement-mode high electron mobility transistors (E-HEMT's) Lattice-Matched to InP", *IEEE trans. Electron Devices*, vol. 45, p. 2422, 1998.
20. Hamida Djelti, "Thermal effect o the DC characteristics in $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ high elecron mobility transistor", *International Journal of Semiconductor Science & Technology (IJSST)*, vol. 4, issue 2, Oct. 2014.